2x1=10

because numbers are people, too
Persönliches
Fotografie
Programmierung
    • ZYBO with PlanAhead Tutorial

      Because I des­per­ate­ly searched for some­thing like that and found noth­ing, I just wrote a tuto­r­i­al myself on how to start with the Xil­inx PlanA­head work­flow in ISE 14.7 when using the Dig­i­lent ZYBO board. Though I made this with the ZYBO in mind, the gen­er­al work­flow also applies to Zed­Board users and prob­a­bly gen­er­al Zynq boards as well.

      It can be found at http://sunsided.github.io/zybo-tutorial/.

      Basi­cal­ly the tuto­r­i­al explains in about 120 pic­tures how to imple­ment

      LEDs <= Switches xor Buttons;
      

      using the Xil­inx tools. You can also find that nice pic­ture of my fin­gers there, too.

      ZYBO with my fingers

      If that ain’t some­thing!

      Edit:
      Johann wrote a tuto­r­i­al on using the ZYBO with Viva­do on Lin­ux. It can be found here.

      März 5th, 2014 GMT +1 von
      Markus
      2014-03-5T05:27:44+01:00 2014-04-16T02:30:54+01:00 · 6 Kommentare
      git Xilinx ZYBO Zynq Xilinx SDK ZedBoard
      FPGA Tutorial

      6 Kommentare auf „ZYBO with PlanAhead Tutorial“

      1. Eric Brombaugh sagt:
        Sonntag, März 16th, 2014 08:36 pm GMT +1 um 20:36 Uhr

        Thanks so much for putting this tuto­r­i­al togeth­er. It real­ly helped me get going with the ZYBO.

        Antworten
        • Markus sagt:
          Sonntag, März 16th, 2014 08:38 pm GMT +1 um 20:38 Uhr

          Thank you! Good to hear it’s use­ful. 🙂

          Antworten
      2. Johann sagt:
        Montag, April 14th, 2014 02:46 pm GMT +1 um 14:46 Uhr

        This was great, thank you! Viva­do was dif­fer­ent enough that I wrote my own bit about doing pret­ty much the same thing — much short­er and dirt­i­er than this one. It can be found here:

        http://johanngoetz.blogspot.com/

        Antworten
      3. Alejandro sagt:
        Donnerstag, April 17th, 2014 05:52 pm GMT +1 um 17:52 Uhr

        Thanks, this was great. I was hav­ing prob­lems to get­ting start­ed. I always have used pure ver­ilog lengua­je to do every­thing (Includ­ing a DDR2 inter­face from scratch or a HDMI decoder/encoder). But I didn’t know how to comu­ni­cate the soft­core with de pro­gram­able log­ic. A tuto­r­i­al for the AXI burst or DMA inter­face would be great.

        Antworten
        • Markus sagt:
          Samstag, April 19th, 2014 10:51 am GMT +1 um 10:51 Uhr

          Unfor­tu­nate­ly I don’t have expe­ri­ence with either AXI burst trans­fers nor DMA.

          Antworten
      4. Nicanor García sagt:
        Mittwoch, Februar 11th, 2015 09:32 pm GMT +1 um 21:32 Uhr

        Hel­lo,

        Do you know where can I find help to read from the PL using the AXI Lite?

        I made a sim­ple ran­dom num­ber gen­er­a­tor and I want to be able to read from the process­sor.

        Any help would be real­ly appre­ci­at­ed.

        Thank you very much.

        Antworten

      Hinterlasse einen Kommentar

      Hier klicken, um das Antworten abzubrechen.

    1. « newer
    2. 1
    3. …
    4. 20
    5. 21
    6. 22
    7. 23
    8. 24
    9. 25
    10. 26
    11. …
    12. 43
    13. older »
    • Kategorien

      • .NET
        • ASP.NET
        • Core
        • DNX
      • Allgemein
      • Android
      • Data Science
      • Embedded
      • FPGA
      • Humor
      • Image Processing
      • Kalman Filter
      • Machine Learning
        • Caffe
        • Hidden Markov Models
        • ML Summarized
        • Neural Networks
        • TensorFlow
      • Mapping
      • MATLAB
      • Robotik
      • Rust
      • Signal Processing
      • Tutorial
      • Version Control
    • Neueste Beiträge

      • Summarized: The E-Dimension — Why Machine Learning Doesn’t Work Well for Some Problems?
      • Use your conda environment in Jupyter Notebooks
      • Building OpenCV for Anaconda Python 3
      • Using TensorFlow’s Supervisor with TensorBoard summary groups
      • Getting an image into and out of TensorFlow
    • Kategorien

      .NET Allgemein Android ASP.NET Caffe Core Data Science DNX Embedded FPGA Hidden Markov Models Humor Image Processing Kalman Filter Machine Learning Mapping MATLAB ML Summarized Neural Networks Robotik Rust Signal Processing TensorFlow Tutorial Version Control
    • Tags

      .NET Accelerometer Anaconda Bitmap Bug Canvas CLR docker FPGA FRDM-KL25Z FRDM-KL26Z Freescale git Gyroscope Integration Drift Intent J-Link Linear Programming Linux Magnetometer Matlab Mono Naismith OpenCV Open Intents OpenSDA Optimization Pipistrello Player/Stage PWM Python Sensor Fusion Simulink Spartan 6 svn tensorflow Tilt Compensation TRIAD ubuntu Windows Xilinx Xilinx SDK ZedBoard ZYBO Zynq
    • Letzte Kommetare

      • Lecke Mio bei Frequency-variable PWM generator in Simulink
      • Vaibhav bei Use your conda environment in Jupyter Notebooks
      • newbee bei Frequency-variable PWM generator in Simulink
      • Markus bei Using TensorFlow’s Supervisor with TensorBoard summary groups
      • Toke bei Using TensorFlow’s Supervisor with TensorBoard summary groups
    • Blog durchsuchen

    • März 2014
      M D M D F S S
      « Feb   Apr »
       12
      3456789
      10111213141516
      17181920212223
      24252627282930
      31  
    • Self

      • Find me on GitHub
      • Google+
      • Me on Stack­Ex­change
      • Ye olde blog
    • Meta

      • Anmelden
      • Beitrags-Feed (RSS)
      • Kommentare als RSS
      • WordPress.org
    (Generiert in 0,678 Sekunden)

    Zurück nach oben.